Part Number Hot Search : 
B2050CC MB2505 QPD1004 KE220 B2050CC F15AR IN473 M15KP48A
Product Description
Full Text Search
 

To Download BCM20793S Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  7/16/2012 1gi15 preliminary data sheet BCM20793S 20793s-ds101-r 5300 california avenue ? irvine, ca 92617 ? phone: 949-926-5000 ? fax: 949-926-5203 june 5, 2012 near field communications controller with integrated eeprom for battery-off mode general description features the broadcom? BCM20793S is an nfc-compliant, highly integrated, low power, low cost, 40 nm nfc controller combined with an integrated eeprom for battery-off operation in a single package. the BCM20793S is an update to the bcm20793, which features secure configuration and patch download for applications involving the management and operation of nfc secure elements. the BCM20793S size- optimized architecture is housed in a qfn-34l package that measures 4.0 mm 4.5 mm 0.9 mm (nominal), and requires minimal external components. this brings the traditional two-chip nfc controller and eeprom for battery-off operation into a single package solution to minimize pcb footprint. refer to the architecture block diagram in figure 1 on page 2 . the BCM20793S is designed for low-power mobile applications. it is based on over 15 years of radio frequency identification (rfid) and nfc experience. by building onto the bcm20792s, the BCM20793S is designed to be an integral part of all nfc standards- compliant systems. the BCM20793S has the same dual single wire protocol (swp) secure element interfaces as the bcm20792s, but brings the eeprom option for battery-off operation to be internal to the package. the BCM20793S is package and pin-compatible with the bcm20794s (which has integral secure element) using minimal external link component changes. the BCM20793S incorporates the ppse and aid routing functionality for support of multiple applications across multiple secure elements and execution environments. applications ?contactless payment ? mobile handsets ? simplified connectivity between wireless devices ? contactless ticketing ? peer mode transactions ? smartposter tag reading/writing ? access control nfc ? support for the iso/iec 18092, iso/iec 21481, iso/ iec 14443 types a, b and b?, japanese industrial standard (jis) (x) 6319-4, and iso/iec 15693 standards ? no active components requirement for antenna or field-power conditioning ? individual byte framing ? hardware-based collis ion detection and modulation controls ? reader/writer (r/w) mode ? active and passive peer (p2p) mode ? tag/card emulation mode: ? support for battery-enabled card emulation mode ? support for two levels of ?residual? battery- assisted card emulation mode ? support for completely powered from the field (battery-off) card emulation mode ? co-packaged cat24c64 eeprom: ? 64 kb (8 kb) for battery-off personality, persistence, and ppse/aid routing data storage ? dual single wire protocol (swp) interfaces: ? swp_0 with platform pmu sim power switching to uicc sim card. ? swp_1 for embedded secure element or secondary uicc sim cards ? supports application tunnelling to secure elements over swp ? supports aid routing between host and secure element(s) ? internal low-power oscillator for periodic wake-up and mode switch operation ? low-power target detection mode for extremely low average current consumption ?sniff mode? ? nfc forum nfc controller interface (nci) for host interface general ? integral low-drop out (ldo) regulator for direct connection to platform battery ? clock sourced from platform reference frequency input for minimum bom (or external xtal option) ? arm? cortex?-m0 with 128 kb rom and 19 kb ram ? supports uart, spi, and bsc (i 2 c-compatible) for host interface ? multiple low-power modes for flexible power management ? low-power consumption in all modes and support for field-power mode ? minimum hardware size and bom ??? ???te????t ???????e??? swp ??????1e?o??i????j
7/16/2012 1gi15 revision history BCM20793S preliminary data sheet broadcom near field communications controller ? figure 1: functional block diagram host interface options reference clock input x cat24c64 eeprom die interface and matching nfc antenna platform sim power vdd_ee C 32 scl C 34 sda C 33 vdd_eeprom_in C 9 vddswp_out0 C 2 swpio_0 C 3 vddswp_out1 C 5 swpio_1 C 4 vdd_ant C 30 vddswp_in C 1 27 C vdda_cap 24 C vddc_cap 6 C vdd_adc 21 C vdd_xtal 23 C vdd_vco 29 C tx1 28 C tx2 31 C n/c 20 C xtal_xop clk_req C 11 i2c_req : spi_cs : uart_cts_n C 16 i2c_sda : spi_mosi : uart_txd C 12 spi_clk : uart_rxd C 17 i2c_scl : spi_miso : uart_rts_n C 14 nfc_wake C 7 host_wake C 10 tm2 C 8 vddio C 13 strap high :spi_int : strap low C 15 22 C lpo vbatt 26 C vbat 25 C reg_pu qfn paddle nfc controller n/c C 18 vss vdd scl ese sda a0 a1 a2 wp n/c n/c n/c n/c 19 C xtal_xon frequency select strap high or low
7/16/2012 1gi15 broadcom?, the pulse logo, connecting everything?, and the connecting everything logo are among the registered trademarks of broadcom corporation and/or its subsidiaries in the united states, certain other countries, and/or the eu. bluetooth? is a trademark of the bluetooth si g. any other trademarks or trade names mentioned are the property of their respective owners. confidential and proprietary information: this document and the software are proprietary properties of broadcom corporation. this software package may only be used in accordance with the broadcom corporation license agreement. this data sheet (including, without limitation, the broa dcom component(s) identified herein) is not designed, intended, or certified for use in an y military, nuclear, medical, mass tr ansportation, aviation, navigations, pollution control, hazardous substances management, or other high risk application. broadcom provides this data sheet "as-is", without warranty of any kind. broadcom disclaims all warranties, expressed and implied, including, without limitation, the implied warranties of merchantability, fitness for a partic ular purpose, and non-infringement. broadcom corporation 5300 california avenue irvine, ca 92617 ? 2012 by broadcom corporation all rights reserved printed in the u.s.a. revision history revision date change description 20793s-ds101-r 06/05/12 updated: ? corrected errors related to the si ngle wire protocol (swp) interface. ? table 5: ?transitions controlled by the host,? on page 25 and table 6: ?transitions controlled through the vbat monitor,? on page 27 ? removed the footnote re lated to eeprom requirements. 20793s-ds100-r 05/21/12 initial release.
7/16/2012 1gi15 table of contents BCM20793S preliminary data sheet broadcom near field communications controller ? table of contents about this document ............................................................................................................................... ......9 purpose and audience ........................................................................................................... ..................9 acronyms and abbreviations..................................................................................................... ..............9 references ..................................................................................................................... ..........................9 technical support ............................................................................................................................... ..........10 section 1: introduction.................................................................................................... 11 general description ............................................................................................................................... .......11 features ............................................................................................................................... .........................12 nfc features................................................................................................................... .......................12 general features............................................................................................................... .....................12 applications ............................................................................................................................... ...................13 section 2: nfc subsystem ............................................................................................... 14 operational modes ............................................................................................................................... .......14 peer mode ...................................................................................................................... .......................14 reader/writer mode ............................................................................................................. ................14 card emulation mode ............................................................................................................ ................14 iso standards.................................................................................................................. .......................15 radio modes .................................................................................................................... ......................16 initiator mode................................................................................................................. ................16 mode switch.................................................................................................................... ...............16 low power target detection ..................................................................................................... .....18 multiple technology support and automa tic standard detection ................................................19 power supply topology ............................................................................................................................... .20 nfc power management........................................................................................................... ............20 card emulation power modes ..................................................................................................... ..........21 ce level 4 power state ......................................................................................................... ..........21 ce level 3 power state ......................................................................................................... ..........21 ce level 2 power state ......................................................................................................... ..........21 ce level 1 power state ......................................................................................................... ..........21 ce power levels ................................................................................................................ ..............23 full power mode (r/w, p2p, and ce) ......................................................................................23 snooze standby mode ............................................................................................................23 ce level 4 (ce only) .................................................................................................................23
7/16/2012 1gi15 table of contents BCM20793S preliminary data sheet broadcom near field communications controller ? ce level 3, residual battery mode/battery assisted mode (ce only) ....................................24 ce level 2, residual battery mode/partly field-powered mode (ce only) .............................24 ce level 1, battery off/field power harvesting mode (ce only) ............................................24 secure element configuration options .......................................................................................................29 battery-off source of personality and persistence data........................................................................2 9 section 3: interfaces........................................................................................................ 30 host interfaces ............................................................................................................................... ..............30 host interface selection....................................................................................................... ..................30 uart ........................................................................................................................... ...........................31 bsc (i 2 c-compatible) .................................................................................................................. ...........33 spi ............................................................................................................................ ..............................36 secure element interfaces ...........................................................................................................................40 single wire protocol ........................................................................................................... ...................40 nonvolatile memory interface .....................................................................................................................42 section 4: microprocessor and memory unit................................................................... 43 section 5: frequency references ..................................................................................... 45 reference clock input and xtal oscillator option .....................................................................................45 internal low-power oscillator .....................................................................................................................45 reference clock input and xtal oscillator specification ...........................................................................46 card emulation and field power harvesting clock .....................................................................................47 section 6: dc characteristics ........................................................................................... 48 recommended operating conditions ..........................................................................................................48 absolute maximum ratings .........................................................................................................................49 internal regulators ............................................................................................................................... ........50 power supply ................................................................................................................... ......................50 i/o supply voltages............................................................................................................ ....................50 v batt monitor ............................................................................................................................... ................50 section 7: ac characterist ics ........................................................................................... 51 i/o digital level specifications ....................................................................................................................51 typical current consumption ......................................................................................................................52 section 8: pin information............................................................................................... 54 pin list ............................................................................................................................... ............................54 qfn-34l pin diagram ............................................................................................................................... ....55
7/16/2012 1gi15 table of contents BCM20793S preliminary data sheet broadcom near field communications controller ? section 9: antenna interface ........................................................................................... 56 section 10: mechanical specifications ............................................................................. 57 package thermal characteristics .................................................................................................................57 environmental ratings ............................................................................................................................... ..57 qfn-34l package dimensions ......................................................................................................................58 section 11: ordering information .................................................................................... 59 appendix a: acronyms .................................................................................................... 60
7/16/2012 1gi15 list of figures BCM20793S preliminary data sheet broadcom near field communications controller ? list of figures figure 1: functional block diagram............................................................................................. .......................2 figure 2: nfc forum mode switch polling and listening.......................................................................... .......17 figure 3: forum mode switch polling for nfc-a, nfc-b, and nfc-f................................................................ 17 figure 4: representation of averaged duty-cycle current ........................................................................ ......18 figure 5: principle of low power target detection (lptd) mode .................................................................. ..19 figure 6: mapping ce levels.................................................................................................... .........................22 figure 7: ce power level control ............................................................................................... ......................23 figure 8: nfc secure element configuration ..................................................................................... ..............29 figure 9: uart timing waveform ................................................................................................. ...................31 figure 10: uart host interface ................................................................................................. .......................32 figure 11: bsc timing waveform................................................................................................. ....................33 figure 12: i2c_req timing waveform ............................................................................................. ................34 figure 13: bsc host interface.................................................................................................. .........................35 figure 14: spi timing diagram.................................................................................................. ........................36 figure 15: spi host interface .................................................................................................. ..........................38 figure 16: secure element power switching architecture......................................................................... ......41 figure 17: estimated time for downloading a secured patch and configuration to nvm..............................44 figure 18: estimated time for cold bootup and patch and configuration retrieval from nvm .....................44 figure 19: recommended oscillator configuration ................................................................................ .........46 figure 20: pin diagram ......................................................................................................... ............................55 figure 21: recommended antenna interface circuit 1 ............................................................................. .......56 figure 22: recommended antenna interface circuit 2 ............................................................................. .......56 figure 23: qfn-34l package dimensions .......................................................................................... ...............58
7/16/2012 1gi15 list of tables BCM20793S preliminary data sheet broadcom near field communications controller ? list of tables table 1: iso/iec 14443 a and b, felica, and nfc forum modes .................................................................... .15 table 2: iso/iec 15693 supported bit rates ..................................................................................... ...............15 table 3: antenna drive range ................................................................................................... .......................16 table 4: power sources in ce levels............................................................................................ .....................24 table 5: transitions controlled by the host .................................................................................... .................25 table 6: transitions controlled through the vbat monitor ....................................................................... .....27 table 7: host interface transport selection.................................................................................... .................30 table 8: uart host interface pin operation ..................................................................................... ...............32 table 9: i2c_req timing parameters............................................................................................. ..................34 table 10: bsc host interface pin operation ..................................................................................... ................35 table 11: spi timing details ................................................................................................... ..........................37 table 12: spi host interface pin operation ..................................................................................... .................39 table 13: crystal oscillator and external cloc k ? requirements and performance .........................................46 table 14: recommended operating conditions ..................................................................................... .........48 table 15: ldo current limits................................................................................................... .........................48 table 16: absolute maximum ratings............................................................................................. .................49 table 17: digital input voltage le vel specifications........................................................................... ..............51 table 18: digital output voltage level specifications.......................................................................... ............51 table 19: digital output rise and fall times ................................................................................... .................51 table 20: current consumption figures.......................................................................................... .................52 table 21: pin list............................................................................................................. ..................................54 table 22: package thermal characterist ics per jedec standards .................................................................. ..57 table 23: environmental characteristics........................................................................................ ..................57 table 24: ordering information ................................................................................................. ......................59
7/16/2012 1gi15 broadcom near field communications controller ? BCM20793S preliminary data sheet about this document purpose and audience this document is for design engineers responsible for adding a BCM20793S nfc controller to mobile devices to enable contactless payment, contactless ticketing, easy pairing of wireless devices (bluetooth and wi-fi), etc. sections of this document include the nfc subsystem, interfaces, microprocessor and memory unit, and specifications of the BCM20793S. acronyms and abbreviations in most cases, acronyms and abbreviations are defined on first use. acronyms and abbreviations in this document are also defined in appendix a: ?acronyms,? on page 60 . for a comprehensive list of acronyms and other terms used in broadcom documents, go to: document (or item) name number source broadcom items [1] current consumption while polling 20791-an1xx-r broadcom csp other items [2] identification cards ? contactless integrated circuit cards ? proximity cards ? part 2: radio frequency power and signal interface iso/iec 14443-2:2010 www.iso.org/ [3] identification cards ? contactless integrated circuit(s) cards ? proximity cards ? part 3: initialization and anticollision iso/iec 14443-3:2001 www.iso.org/ [4] identification cards ? contactless integrated circuit cards ? proximity cards -- part 4: transmission protocol iso/iec 14443-4:2008 (2nd edition) www.iso.org/ [5] identification cards ? contactless integrated circuit cards ? vicinity cards ? part 2: air interface and initialization iso/iec 15693-2:2006 www.iso.org/
7/16/2012 1gi15 technical support broadcom near field communications controller ? BCM20793S preliminary data sheet technical support broadcom provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, pcb layout information, and software updates through its customer support portal ( https://support.broadcom.com ). for a csp account, contact your sales or engineering support representative. in addition, broadcom provides other product support through its downloads & support site [6] identification cards ? contactless integrated circuit cards ? vicinity cards ? part 3: anticollision and transmission protocol iso/iec 15693-3:2009 www.iso.org/ [7] information technology ? telecommunications and information exchange between systems ? near field communication ? interface and protocol (nfcip-1) iso/iec 18092:2004 www.iso.org/ [8] information technology ? telecommunications and information exchange between systems ? near field communication interface and protocol -2 (nfcip-2) iso/iec 21481:2005 www.iso.org/ [9] specification of implementation for integrated circuit(s) cards ? part 4: high speed proximity cards jis (x) 6319-4 http:// www.jisc.go.jp document (or item) name (cont.) number source
7/16/2012 1gi15 introduction broadcom near field communications controller ? BCM20793S preliminary data sheet section 1: introduction general description the BCM20793S is a fully nfc-compliant, highly integrated, low power, low cost, 40 nm nfc controller combined with an integrated eeprom for battery-off operation in a single package. the BCM20793S is an update to the bcm20793 that features secure configuration and patch download for applications involving the management and operation of nfc secure elements. the BCM20793S size-optimized architecture is housed in a qfn-34l package that measures 4.0 mm 4.5 mm 0.9 mm (nominal), and requires minimal external components. this brings the traditional two-chip nfc controller and eeprom for battery-off operation into a single package solution to minimize pcb footprint (see the architecture block diagram in figure 1 on page 2 ). the BCM20793S is designed for low-power mobile applications. it is based on over 15 years of radio frequency identification (rfid) and nfc experience. the ip base th at comprises the BCM20793S is the first in a family of products that targets the entire nfc ecosystem. follow-on devices will include multiradio (bluetooth, wi-fi, fm, gps) combo chips, making the BCM20793S an ideal starting point for mobile customers looking for a clear path to cost and board space reduction. the BCM20793S is designed to be an integral part of all nfc standards-compliant systems. the BCM20793S has the same dual single wire protocol (swp) secure element interfaces as the bcm20792s, but brings the eeprom option for battery-off operation to be internal to the package. the BCM20793S is package and pin-compatible with the bcm20794s (which has integral secure element) using minimal external link component changes. the BCM20793S incorporates the ppse and aid routing functionality for support of multiple applications across multiple secure elements and execution environments, and also supports application tunneling to secure elements over swp.
7/16/2012 1gi15 features broadcom near field communications controller ? BCM20793S preliminary data sheet features nfc features ? support for the iso/iec 18092, iso/iec 21481, iso/iec 14443 types a, b and b?, japanese industrial standard (jis) (x) 6319-4, and iso/iec 15693 standards ? no active components requirement for antenna or field-power conditioning ? individual byte framing ? hardware-based collision detection and modulation controls ? reader/writer (r/w) mode ? active and passive peer (p2p) mode ? tag/card emulation mode: ? support for battery-enabled card emulation mode ? support for two levels of ?residual? battery-assisted card emulation mode ? support for completely powered from the field (battery-off) card emulation mode ? dual single wire protocol (swp) interfaces: ? swp_0 with platform pmu power switching to uicc sim card. ? swp_1 for embedded secure element or secondary uicc sim cards ? supports application tunnelling to secure elements over swp ? co-packaged cat24c64 eeprom: ? 64 kb (8 kb) for battery-off personality, persistence and ppse/aid routing data storage ? supports aid routing between host and secure element(s) ? internal low-power oscillator for periodic wake-up and mode switch operation ? low-power target detection mode for extremely low average current consumption ?sniff mode? ? nfc forum nfc controller interface (nci) for host interface general features ? integral low-drop out (ldo) regulator for direct connection to platform battery ? clock sourced from platform reference frequency input for minimum bom (or external xtal option) ? arm cortex?-m0 with 128 kb rom and 19 kb ram ? supports uart, spi, and bsc (i 2 c-compatible) host interfaces ? multiple low power modes for flexible power management ? low-power consumption in all modes and support for field-power mode ? minimum hardware size and bom
7/16/2012 1gi15 applications broadcom near field communications controller ? BCM20793S preliminary data sheet applications ? contactless payment ? mobile handsets ? simplified connectivity between wireless devices ? contactless ticketing ? peer mode transactions ? smartposter tag reading/writing ?access control
7/16/2012 1gi15 nfc subsystem broadcom near field communications controller ? BCM20793S preliminary data sheet section 2: nfc subsystem operational modes the operational modes as defined by the nfc forum an d are supported by the BCM20793S. the following operational modes, as defined by the nfc forum and nfc standards are supported by the BCM20793S. peer mode the BCM20793S, along with its software stack, fully supports peer mode. in peer mode, the BCM20793S is capable of acting as both an initiator and a target. this mode of operation allows for well-formed transmission of application data from one nfc device to another nfc device. peer mode utilizes the link layer control protocol (llcp) defined by the nfc forum. the physical layer and portions of the mac layer standards are defined in nfcip-1 standard iso/iec 18092 (ecma 340). a peer mode initiator is responsible for beginning communication with a peer mode target. the initiator is also responsible for generating the rf field. the BCM20793S supports both active and passive communications modes. reader/writer mode in the reader/writer mode, the BCM20793S acts as a reader or writer of low-cost nfc forum-defined contactless tags. there are four tag types that are mandated by the nfc forum. broadcom? is the exclusive supplier of tag type 1 ? which is ideal for simple pairing, business card, and all nonpayment applications. for further information on the bcm20203, the broadcom to paz tag (nfc forum tag 1), contact your broadcom representative. the BCM20793S is capable of detecting, reading, and writing to any of the nfc forum-supported tag types. card emulation mode in card emulation mode, the nfc system issues and responds to commands in the same way as a contactless smart card. the use cases for card and tag emulation mode include payment and ticketing. the BCM20793S supports full tag and card emulation mode when paired with a suitable secure element or host device.
7/16/2012 1gi15 operational modes broadcom near field communications controller ? BCM20793S preliminary data sheet iso standards the BCM20793S supports several rf and iso standards at various bit rates, up to and including 424 kbps. a list of the iso and jis standards that are supported by the BCM20793S are listed in table 1 . the BCM20793S also supports reader and tag modes for iso/iec 15693 1 . a list of supported bit rates can be found in table 2 . table 1: iso/iec 14443 a and b, felica, and nfc forum modes standard reader/initiator tag/target data rate (kbps) 106 212 424 106 212 424 iso/iec 14443 a ?????? ?????? ??? ?????? ?????? ?? ?? table 2: iso/iec 15693 supported bit rates communications mode vicc to vcd vcd to vicc subcarrier single dual n/a data rate (kbps) 6.62 26.48 6.67 26.69 1.65 26.48 reader support ?? ?? ??????
7/16/2012 1gi15 operational modes broadcom near field communications controller ? BCM20793S preliminary data sheet radio modes the BCM20793S supports several modes of operation to enable the nfc use cases. initiator mode as the initiator in either r/w or peer mode, the BCM20793S will generate the field used for communication. the size of the field is subject to the antenna used and the current drive of the BCM20793S. the peak antenna drive current is determined by the effective impedance of the antenna network and the voltage drive setting. the BCM20793S supports some variable drive levels to assist in power management. the antenna drive strength is software configurable with the range dependant on the internal voltage option chosen, as shown in table 3 . high supply mode uses an internal analog rail of nominally 2.5v and low supply mode uses 1.88v, which can be monitored on the vdda_cap pin. mode switch to discover the presence of a tag or a peer mode target while operating in initiator mode, the BCM20793S supports mode switch polling according to the nfc forum ?activity? specification. once set to active polling, the BCM20793S generates a field for a certain sequence of protocols and looks for a response. for maximum flexibility and optimal power management, the duration that the BCM20793S generates a field at each interval is also firmware configurable. the mode switch, as defined by the nfc forum ?activity? specification, consists of a series of discovery periods and is configured according to the nfc forum nfc controller interface (nci) specification. currently, nci specifications highlight two parameters to define the discovery period used by the firmware. ? listen duration (acting as a target): may range from 0 ms to 65535 ms in 1 ms increments. ? total duration (total of acting as a target and acting as an initiator): may range from 0 ms to 65535 ms in 1 ms increments. the time available for acting as an initiator is total duration ? listen duration. if the initiator polls do not need all this allocated time, then the BCM20793S may enter a power saving mode. by configuring these three parameters (technology, interval, and duration) the user can optimize the BCM20793S for their particular use case, and make the appropriate system-level response time- and power- consumption trade-offs. for further details on the power consumption used in polling, see broadcom application note current consumption while polling (see reference [1] on page 9 ). table 3: antenna drive range internal power setting minimum maximum steps low supply reader mode 35 ma pk 110 ma pk 3 db high supply reader mode 70 ma pk 200 ma pk 3 db ???tag?c?1y?a1?2???3???ytag??|?gtag? antenna coil?2ae???3???2????|??
7/16/2012 1gi15 operational modes broadcom near field communications controller ? BCM20793S preliminary data sheet the BCM20793S implements the nfc forum-defined mode switch, which the host can use to configure and set the fw in the BCM20793S to periodically wake up and poll for targets of the various technology types. figure 2: nfc forum mode switch polling and listening a typical poll cycle can be used to attempt to discover targets of nfc-a, nfc-b, and nfc-f. this involves generating the carrier field for approximately 38 ms and sending the reqa, reqb, and poll_f commands to activate and illicit a response from any tags or peer mode targets that are present. figure 3: forum mode switch polling for nfc-a, nfc-b, and nfc-f t poll t listen gt a gt b sens_req reqb poll_req gt bf fot a fot b fot f + fdt f t listen t poll (nfc-a) (nfc-b) (nfc-f) (5.1 ms) (5.1 ms) (15.3 ms) t5ifuzqjdbmu1pmmgpsbmmuisffnbjoufdiopmphjftjt_nt t*gu-jtufojtnt uijthjwftbqpmmjohsfqfujujposbufpg )[
7/16/2012 1gi15 operational modes broadcom near field communications controller ? BCM20793S preliminary data sheet during the time of each poll event, the BCM20793S draws a peak current from the vbat supply. the level of this peak current depends on the characteristics of the antenna design and the environment of the antenna, as well as internal drive level and gain settings within the BCM20793S configuration. figure 4: representation of averaged duty-cycle current low power target detection the BCM20793S has the ability to use a low power target detection (lptd) mode, where a target can be an nfc tag, card, or an nfc device in listener mode, to save current consumption (see figure 5 on page 19 ). in this mode, the device periodically wakes and tries to sense the presence of a tag. it does so without initiating a full a, b, and f poll. if a tag load is detected, then normal a, b, and f polling is initiated. if a load or change in environment is not detected, then the device returns to its snooze state. broadcom can demonstrate a significant saving using this feature. contact your local broadcom representative for additional details. to fully optimize battery power usage, broadcom has developed an efficient time/current algorithm for detecting the presence of a target by the BCM20793S. instead of the conventional mode switch poll sequence, the BCM20793S can ?sniff? for very brief durations to detect the presence of a tuned circuit or disturbance of the environment in the proximity of the nfc antenna. this results in a very much reduced duration of field generation and peak current drain from 38 ms to ~50 s. the ?sniff? detects the presence of a target, but does not detect which technology type caused the trigger. the lptd algorithm is always a precursor to a full poll event, which is used to qualify the trigger generated by the lptd algorithm and discover the technology type just like a standard mode switch full poll event would. a ?false alarm rate? can occur when the lptd can be triggered by metallic objects, but any trigger will be qualified by a full poll event and therefore can be discounted if it is not a real target. the control algorithm includes a background calibration, so it auto-adjusts to a background baseline to account for drift and changing conditions. poll for tag 38 ms wait for start of next poll cycle 962 ms 1000 ms p eak vbat cur rent averaged current poll poll poll poll snooze snooze snooze carrier . eld genera ?}v poll rate is 1 time per second
7/16/2012 1gi15 operational modes broadcom near field communications controller ? BCM20793S preliminary data sheet figure 5: principle of low power target detection (lptd) mode multiple technology support and automatic standard detection the BCM20793S has the ability to act as a proximity integrated circuit card (picc) or vicinity integrated circuit card (vicc) for any of the technologies it supports (iso/iec 14443a, iso/iec 14443b, iso/iec 14443b-prime, jis (x) 6319-4, iso/iec 15693). the technology used is determined by both software configuration and the nature of the coupling device into the carrier field of which the BCM20793S is introduced. the BCM20793S automatically detects and identifies, from the field generated by the initiator device, the technology that is requested. it then responds accordingly, assuming it has been configured by software to support a particular application on that given technology. the BCM20793S has the capability of emulating targets of multiple technologies (a, b, f, iso/iec 15693, calypso) at the same time. an nfc forum initiator, following the activity specification, identifies all applications supported by targets in the field by polling using a, b, and f technologies. the initiator will then select one of the targets for subsequent communication. the BCM20793S can emulate targets in two modes, and the mode can be changed over the nci interface. in both modes, the BCM20793S supports emulation of multiple nfc-f targets. in the default mode, the BCM20793S listen device maintains a single state machine and responds to the technology (a, b, f, iso/iec 15693, calypso) of the first poll command that matches one of its emulated targets. after responding to this poll command, polls from other technologies are ignored until a carrier is dropped. in the second mode, the BCM20793S listen device maintains multiple state machines and behaves virtually like multiple devices. this allows the host to have multip le applications listening at the same time, and announcing all of its applications to an nfc forum initiator and not just the application of the first matching technology. for example, a BCM20793S-enabled device could announce both credit card emulation and llcp. this is achieved by the BCM20793S responding to all polling commands (a, b, f, iso/iec 15693, calypso) and only restrict itself to a specific technology once it has re sponded to the first non-polling command (a, b, f) or any iso/iec 15693 or calypso command. look for target loading for ~0.05 ms wait for start of next lptd cycle 999.95 ms averaged current averaged vbat current snooze snooze snooze ~50 s ~50 s ~50 s ~50 s 1000 ms
7/16/2012 1gi15 power supply topology broadcom near field communications controller ? BCM20793S preliminary data sheet power supply topology the BCM20793S integrates multiple ldo regulators and a power management unit (pmu). all regulators are programmable via the pmu. these blocks simplify power supply design for nfc functionality in embedded designs. main digital and analog regulator outputs are brought out to pins for decoupling. a single vbat (2.3v to 5.5v) and vddio (1.65v to 3.3v) can be used, with all additional voltages being provided by the regulators in the BCM20793S. a control signal (reg_pu, regulator power-up) is used to power-up the regulators and take the respective section out of reset. this signal provides a method for the host to override the operational control of the internal ldos. reg_pu operates on the vddio domain. applications that do not require control of the internal regulators can strap reg_pu to vddio. even with reg_up deasserted, there is a low current always-on digital ldo that is used to keep-alive the state of important register settings within the front-end system. this uses residual power from the host battery to maintain the card emulation personality and persistence data. nfc power management the BCM20793S has been designed with the stringent power consumption requirements of mobile devices in mind. all areas of the chip design are optimized to minimize power consumption. the pmu, in conjunction with the local mcu and firmware, enables and disables internal regulators and circuit blocks depending on the requirements of the operating modes selected. clock speeds are dynamically changed (or gated altogether) for the current mode. slower clock speeds are used wherever possible. the BCM20793S main power states are described as follows: ? full power mode ? all required regulators are enable d and the necessary circuit blocks are energized as required for the nfc operation mode. the BCM20793S and the host device operate in all nfc operating modes (i.e., peer, reader/writer, and card emulation). there are various submodes within this level as required to optimize the transient power operation of the BCM20793S host interfaces, the mcu, and nfc subsystems. ? snooze standby mode ? during operation of the nfc forum mode switch, in between the polling events, the BCM20793S enters snooze standby mode, where the analog ldo is off and all main clocks (pll and crystal oscillator) are shut down to reduce active power to the minimum. only the lpo clock is running and available for the pmu sequencer. this is used to allow the pmu sequencer to wake up the chip and transition to full-power mode for the next poll event. in snooze mode, all firmware patches and configuration data is retained ready to restart the mcu and the primary power consumed is due to leakage current. the carrier detector block is also running from the always-on ldo power domain to detect an external reader during the listen time in between polling events. when an external reader carrier field is detected, then the ic wakes up and enters card emulation and peer target modes.
7/16/2012 1gi15 power supply topology broadcom near field communications controller ? BCM20793S preliminary data sheet card emulation power modes the BCM20793S has flexibility in its power modes to optimize nfc availability in card emulation (ce) mode to the user as the host battery capacity discharges and voltage level declines with time. as an option, this can extend to full battery-off operation when the battery is deemed to be exhausted or even no longer present. the are two ways that the power levels can be controlled; either the BCM20793S can move between power modes under direct host control, or alternatively, the BCM20793S can be configured with a built-in v batt monitor circuit that can be pre-programmed by the host to have various pre-set voltage thresholds, such that when the battery voltage drops, the BCM20793S can au tomatically select and transition between the power level modes after the host is no longer available. the BCM20793S can operate in ce mode with up to four sequential levels of battery power: ?ce level 4 power state ?ce level 3 power state ?ce level 2 power state ?ce level 1 power state ce level 4 power state level 4 is the full battery voltage mode when the device operates in card emulation mode only and where the BCM20793S can be put into a very low power standby state, but still have the ability to alert the host for any ce transactions. it is lower current than the snooze standby state because the soc is powered down, but boot time is a little slower compared to the snooze standby state, so the hardware must handle the initial part of the ce transaction. ce level 3 power state level 3 is the residual power mode when the device operates in card emulation mode only. the operating power for the BCM20793S and secure element(s) is derive d from the residual capacity of the battery supply. the preset tag personality and persistence data is retained in the nfc front-end registers, ready for immediate use. ce level 2 power state level 2 is the partially field-powered mode when the devi ce only operates in card emulation modes. all power required for the BCM20793S (and the designated secure element) is derived from energy harvested from the illuminating field. residual power from the battery is only used for a very low current drain necessary to keep register data ready for immediate use. ce level 1 power state level 1 is the fully field-powered mode where the device operates in card emulation mode only. this operating level will make use of the internal serial eeprom. when the device is illuminated by a field and the BCM20793S harvests sufficient energy, the BCM20793S can retrieve the necessary personality and persistence data ready to respond to the reader/writer. the appropriate secure element is supplied with power from the BCM20793S, and the transaction can proceed to completion.
7/16/2012 1gi15 power supply topology broadcom near field communications controller ? BCM20793S preliminary data sheet devices without the battery-off personality storage medium may briefly enter level 1, but the unsuccessful attempt to restore the personality and persistence data will abort communication. figure 6 shows how ce levels are mapped onto gsma-recommended handset battery power regions. figure 6: mapping ce levels full power reader & tag modece level 4 ba ? ery assisted tag modece level 3 (residual ba ? ery used for tag emula ? on) partly . eld powered tag modece level 2 (power harvested from . eld for tag emula ? on) (residual ba ? ery for register maintenance only) fully . eld powered tag modece level 1 (all power harvested from . eld for tag emula ? on) (eeprom required for register restore) full power gsma threshold 1 gsma threshold 2 zero power region 1 full pla ? orm opera ? on region 2 pla ? orm shutdown (rtc only) region 3 ba ? ery cu ?}+}??u}
7/16/2012 1gi15 power supply topology broadcom near field communications controller ? BCM20793S preliminary data sheet ce power levels figure 7 shows how ce power levels can be controlled automatically by the internal vbat monitor. figure 7: ce power level control full power mode (r/w, p2p, and ce) ? system power is available and maintains nfc ip registers. ? the host devices and host interface transport are active. ? the secure element (uicc) is powered. snooze standby mode ? system power is available and maintains nfc ip registers. ? the host has issued the sleep command. ? the low-power oscillator wakes up periodically for mode switch polling and lptd. ? the carrier detector wakes up in ce mode when a reader is detected. ce level 4 (ce only) ? system power is available, but only used to maintain nfc registers. ? the host has issued the sleep command and the host interface transport is inactive. ? the carrier detector wakes up in ce mode when a reader is detected. ? the device must boot up the configuration and patch the download before operation. transactions begin using hardware for time critical elements until the firmware is up. ~3.2v ~4.2v ~2.7v host sends command to nfc chip to move to ce_level3 ~3.0v host sends command to nfc chip to move to ce_level2 vbat reg_pu deasserts and ldo shuts off nfc powered by vbat but limits current draw by disabling functionality nfc chip draws <7 a from vbat for retention. nfc powered by magnetic field induction. nfc chip draws 0 a from vbat. nvm for retention. nfc powered by magnetic field induction. power level 4 power level 3 power level 2 power level 1 normal battery fluctuation associated with calls reg_pu could stay in this mode for weeks before needing to go to ce_level1 vbat?f2.3~4.2v e?3.2v?c??1???c??1??? vbat???c?o???????c?? powered by magnetic filed induction;
7/16/2012 1gi15 power supply topology broadcom near field communications controller ? BCM20793S preliminary data sheet ce level 3, residual battery mode/b attery assisted mode (ce only) ? the host device is inactive. ? system power is available at a reduced current for ce functionality. ? the secure element operates in low power mode, as defined in ts 102 613. ce level 2, residual battery mode/p artly field-powered mode (ce only) ? system power is used for register maintenance only. ? power is harvested for actual card emulation and uicc se operating in low power mode. ? allows for very long life on residual battery. ce level 1, battery off/field po wer harvesting mode (ce only) ? no system power is available, registers are dead. ? persistence data registers are restored from eeprom. ? power is harvested for everything. table 4: power sources in ce levels power mode level reader subsystem persistence registers tag subsystem uicc or ese full power initiator/ target (ce level 4) vbat vbat vbat vbat battery assisted (ce level 3) ? vbat vbat vbat partly field powered (ce level 2) ? vbat field powered field powered fully field powered (ce level 1) ? ? field powered field powered
7/16/2012 1gi15 broadcom near field communications controller ? power supply topology BCM20793S preliminary data sheet power transitions controlled by the host are defined in table 5 . table 5: transitions controlled by the host power state name vddio present? reg_pu state entry host condition host involvement description nfc modes available nfc power se power register power eeprom required full power yes reg_pu = 1 boot-up handset active note: depending on requirements, can also be in idle (screen off) with lptd running. yes, by host_wake full power mode ? all required regulators are enabled and the necessary circuit blocks are energized as required for the nfc operation mode. the BCM20793S and the host device operate in all nfc operating modes (that is, peer, reader/writer, and card emulation). there are various submodes within this level as required to optimize the transient power operation of the BCM20793S host interfaces, the mcu, and nfc subsystems. r/w, p2p, and ce vbat vbat vbat no snooze standby yes reg_pu = 1 host command handset active note: depending on requirements, can also be in idle (screen off) with lptd running. yes, by host_wake snooze standby mode ? during operation of the nfc forum mode switch, in between the polling events, the BCM20793S enters snooze standby mode, where the analog ldo is off and all main clocks (pll and crystal oscillator) are shut down to reduce active power to the minimum. only the lpo clock is running and available for the pmu sequencer. this is used to allow the pmu sequencer to wake up the chip and transition to full-power mode for the next poll event. in snooze mode, all firmware patches and configuration data is retained ready to restart the mcu and the primary power consumed is due to leakage current. the carrier detector block is also running from the always-on ldo power domain to detect an external reader during the listen time in between polling events. when an external reader carrier field is detected, then the ic wakes up and enters card emulation and peer target modes. r/w, p2p, and ce vbat vbat vbat no
7/16/2012 1gi15 broadcom near field communications controller ? power supply topology BCM20793S preliminary data sheet ce4 yes reg_pu=1 host command handset idle (screen off) note: current solution on android (handbag mode) yes table 5: transitions controlled by the host (cont.) power state name vddio present? reg_pu state entry host condition host involvement description nfc modes available nfc power se power register power eeprom required
7/16/2012 1gi15 broadcom near field communications controller ? power supply topology BCM20793S preliminary data sheet power transitions controlled through the vbat monitor are defined in table 6 . for vbat monitor-controlled transitions, the ce3-ce2 threshold can be configured in a range of 5.2?2v (the default is 3.2v), and the ce2-ce1 threshold can be configured in a range 3.2?2v (the defau lt is 3.0v). table 6: transitions controlled through the vbat monitor power state name vddio present reg_pu state entry host condition host involvement description nfc modes available nfc power se power register power eeprom required full power yes reg_pu = 1 boot-up handset active yes, by host_wake full power mode ? all required regulators are enabled and the necessary circuit blocks are powered as required for the nfc operation mode. the BCM20793S and the host device operate in all nfc operating modes (that is, peer, reader/writer, and card emulation). there are various submodes within this level as required to optimize the transient power operation of the BCM20793S host interfaces, the mcu, and nfc subsystems. r/w, p2p, and ce vbat vbat vbat no snooze standby yes reg_pu = 1 host command handset active note: depending on requirements, can also be in idle (screen off) with lptd running. yes, by host_wake snooze standby mode ? during operation of the nfc forum mode switch, in between the polling events, the BCM20793S enters snooze standby mode, where the analog ldo is off and all main clocks (pll and crystal oscillator) are shut down to reduce active power to the minimum. only the lpo clock is running and available for the pmu sequencer. this is used to allow the pmu sequencer to wake up the chip and transition to full power mode for the next poll event. in snooze standby mode, all firmware patches and configuration data are retained ready to restart the mcu. the primary power consumed is due to leakage current. the carrier detector block is also running from the always-on ldo power domain to detect an external reader during the listen time in between polling events. when an external reader carrier field is detected, then the ic wakes up and enters card emulation and peer target modes. r/w, p2p, and ce vbat vbat vbat no
7/16/2012 1gi15 broadcom near field communications controller ? power supply topology BCM20793S preliminary data sheet ce4 yes reg_pu = 1 host command handset idle (screen off) note: current solution on android (handbag mode) yes, by host_wake level 4 is the full battery voltage mode in which the device operates in card emulation mode only, and where the BCM20793S can be put into a very low- power standby state, but still have the ability to alert the host for any ce transactions. it is lower current than the snooze standby state because the soc is powered down, but boot time is a little slower compared to the snooze standby state, so the hardware must handle the initial part of the ce transaction. ce only vbat vbat vbat no ce3 x reg_pu = 0 host command table 6: transitions controlled through the vbat monitor power state name vddio present reg_pu state entry host condition host involvement description nfc modes available nfc power se power register power eeprom required
7/16/2012 1gi15 secure element configuration options broadcom near field communications controller ? BCM20793S preliminary data sheet secure element configuration options figure 8 shows the nfc secure element configuration. figure 8: nfc secure element configuration battery-off source of personality and persistence data for ce mode level 1 (field-powered operation), the bcm2 0793s requires a source of pre-configured storage for personality and persistence data. the BCM20793S uses the integral eeprom to provide this. swp_0 uicc bsc eeprom host uart/spi/bsc nfc controller swp_1 BCM20793S ese
7/16/2012 1gi15 interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet section 3: interfaces host interfaces host interface selection the BCM20793S supports uart, bsc (i 2 c-compatible), and spi for the host interface transport physical layer. the host interface type is selected on power up depending on the state of pin 15: ? pin 15 strapped low ? uart ? pin 15 strapped high ? bsc ?pin 15 floating ? spi after boot, this becomes spi_int output. during boot, the host must leave pin 15 floating (like a tri-state or input). the host must ignore interrupts from this line for 10 ms until after boot-up. the interface signals are multiplexed onto common pins, as shown in table 7 . table 7: host interface transport selection pin uart bsc spi 15 strap low strap high floating at boot-up, then becomes spi_int output 12 uart_txd i2c_sda spi_mosi 14 uart_rts_n i2c_scl spi_miso 16 uart_cts_n i2c_req spi_cs 17 uart_rxd ? spi_clk
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet uart following are the main features for the BCM20793S uart: ? uart 2-wire/4-wire: rxd, txd, rts, cts ? default baud rate is 115200 bps, host may change adjustable baud rates from 9600 bps to 3.0 mbps ? rts and cts hardware flow control is supported ? hardware auto baud circuit: applications using this uart auto baud feature at other than the pre-defined frequencies (9.6, 13, 26, 19.2, 38.4, 52 mhz) should have the nfc_wake pin pulled low on power-up. ? optional in-band xon/xoff flow control ? 272-byte transmit fifo and 272-byte receive fifo ? supports 8-bit characters with 1 or 2 stop bits and no parity the uart timing waveform is shown in figure 9 . figure 9: uart timing waveform
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet the uart host interface is shown in figure 10 and the pins are described in table 8 . figure 10: uart host interface table 8: uart host interface pin operation name pin i/o polarity description vddio 13 p ? i/o supply; externally regulated. reg_pu 25 i active high regulator power up. low: shut down with all ldos off (battery-off still functional). high: ldos are available. clk_req 11 o active high (not configurable) clock request. signal to host requesting that it generate a reference clock input. also a request to host pmu to power the uicc (sim) card. nfc_wake 7 i default is rising edge triggered. (configurable for falling edge.) nfc wake-up. if the BCM20793S is asleep, then the active edge will wake it up. the BCM20793S can subsequently re- enter sleep mode when it has no more activities to do. internal 50 kohm pull-up; must be held low at device power- up. host_wake 10 o active high host wake-up. a mean s for the chip to alert the host if the BCM20793S wants to communicate with the host. uart_txd 12 o ? uart transmit data from BCM20793S to host. uart_rts_n 14 o active low uart request to send signal from BCM20793S to host that the BCM20793S is ready to accept receive data. uart_cts_n 16 i active low uart clear to send signal from host to BCM20793S that the BCM20793S should send transmit data. uart_rxd 17 i ? uart receive data from host to BCM20793S. 13 25 11 7 10 12 14 16 17 15 BCM20793S host gnd gnd gnd vddio clk_req uart_cts_n uart_rxd reg_pu host_wake uart_rts_n uart_txd nfc_wake ??/????ee??t??
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet bsc (i 2 c-compatible) following are the main features of the BCM20793S bsc host interface: ?slave mode ? low-speed mode (100 kbps), fast mode (400 kbps), and high-speed mode (3.4 mbps) supported. due to practical constraints imposed by parasitic capacitance and pull-up resistor values, especially in a multi- drop system, broadcom engineers recommend that this be limited to 1.7 mbps. ? 7-bit or 10-bit addressing mode; default boot-up of fixed 10-bit address (0x1fa), thereafter configurable to 7-bit or 10-bit addresses ? dedicated tx and rx fifos, 272 bytes each. ? digital deglitching filter implemented. uses simple majority of 3 and will filter spikes up to 42 ns. ? high-speed reference not required for operation. (certain accesses in sleep mode will initiate the wakeup function.) the bsc timing waveform is shown in figure 11 . figure 11: bsc timing waveform ? 15 i ? host interface mode control pin. strapped to ground at boot up = uart. table 8: uart host interface pin operation (cont.) name pin i/o polarity description if using iic bus, nfc iic bus is special and do not share with other module;
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet i2c_req is an output signal from the BCM20793S to the host that it wishes to communicate. the timing diagram in figure 12 shows i2c_req as active high. the i2c_req signal stays high until after the first byte has been read by the host. figure 12: i2c_req timing waveform table 9: i2c_req timing parameters symbol description minimum maximum unit ts rising edge of i2c_req to first sda start 0 ? ns ack i2c_req sda scl ts
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet the bsc host interface is shown in figure 13 and the pins are described in table 10 . figure 13: bsc host interface table 10: bsc host interface pin operation name pin i/o polarity description vddio 13 p ? i/o supply; externally regulated. reg_pu 25 i active high regulator power up. low: shut down with all ldos off (battery-off still functional).
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet spi the following are the main features of the BCM20793S serial peripheral interconnect (spi) interface. the physical interface between the spi master and the BCM20793S consists of the four spi signals (spi_clk, spi_mosi, spi_miso, and spi_cs) and one interrupt signal (spi_int). the BCM20793S can be configured to accept active-low or active-high polarity on the sp_cs ch ip select signal, and it can also be configured to drive an active-low or active-high spi_int interrupt signal. the sp i _int signal facilitates packet level flow control. in addition, the bit ordering on the data lines (spi_mosi and spi_miso) can be configured to be either little- endian or big-endian. a proprietary sleep mode half-duplex handshaking is implemented between the spi master and the BCM20793S. the key characteristics of the spi slave controller include the following: ? support for spi modes 0, 1, 2, and 3. default mode is 0. ? support for normal spi bit ordering (msb first) ? allows operation with a wide range of host-generated spi clock frequencies (up to 16 mhz). optional interrupt generation when the host needs to service the spi slave. ? makes spi look like a uart to host software (facilitates device driver creation) ? includes fifos to accommodate software bursts (minimizes bus overhead) the possible spi modes are shown in figure 14 . the host decides which spi mode to use and notifies the device of the selection by the first message transferred to the device. this first message is completed using spi mode 0 timing (cpol = 0, cpha = 0). figure 14: spi timing diagram spi_csn spi_int (directwrite) spi_clk (mode 0) spi_mosi first bit spi_miso not driven first bit second bit second bit last bit last bit spi_int (directread) not driven - 2 1 3 4 5 8 6 7 when host writing, int is late than csn, when host reading, int is early than csn.
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet table 11 contains timing information for spi mode 0. when the device host (master) wants to write data to the BCM20793S (slave): 1. the device host sets spi_cs = 0. 2. the BCM20793S acknowledges this by setting spi_int = 0. 3. data transfer takes place on the spi_mosi and spi_moso lines. 4. the BCM20793S sets spi_int = 1. 5. the device host sets spi_cs = 1. table 11: spi timing details reference description minimum maximum unit 1 the time at which the slave asserts spi_int to the time at which the master asserts spi_csn (directread) 0?ns 2 the time at which the master asserts spi_csn to the time at which the slave asserts spi_int (directwrite) 0?ns 3 the time at which the master asserts spi_csn to the first clock edge 20 ? ns 4 set-up time for the mosi data lines 8 sck 0.5 ns 5 hold time for the mosi data lines 8 sck 0.5 ns 6 the time at which the last sample is taken from mosi/miso to the time at which the slave deasserts spi_int 0100ns 7 the time at which the slave deasserts spi_int to the time at which the master deasserts spi_csn 0?ns 8 idle time between subsequent spi transactions sck 1 ? ns note: 1. spi_cs hold time is based on reference 7 in figure 14 on page 36 . spi_csn should be held active until spi_int is deasserted. broadcom engineers recommend that a minimum of 20 ns be allowed for deassertion after the last clock edge of spi_clk. 2. miso typically has valid data 10.3 ns after th e falling edge of spi_clk. broadcom engineers recommend that a minimum of 20 ns be allowed for miso to have valid data. 3. miso is held valid until the next falling edge of the clock, which equates to 1 / 2 of the clock period in relation to the rising (sampling) edge of the clock. 4. time when spi_miso becomes invalid: miso is tr i-stated when spi_csn goes inactive, at which point spi_miso becomes invalid (100 ns maximum). see reference 6 in figure 14 on page 36 .
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet when the BCM20793S wants to send data to device host: 1. the BCM20793S sets spi_int = 0. 2. the device host acknowledges this by setting spi_cs = 0. 3. data transfer takes place on the spi_mosi and spi_moso lines. 4. the BCM20793S sets spi_int = 1. 5. the device host sets spi_cs = 1. the spi host interface is shown in figure 15 and the pins are described in table 12 . figure 15: spi host interface 13 25 11 7 10 16 17 14 15 BCM20793S host gnd gnd vddio clk_req spi_miso spi_int reg_pu host_wake spi_clk spi_cs nfc_wake 12 spi_mosi
7/16/2012 1gi15 host interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet table 12: spi host interface pin operation name pin i/o polarity description vddio 13 p ? i/o supply; externally regulated. reg_pu 25 i active high regulator power up. low: shut down with all ldos off (battery-off still functional). high: ldos are available. clk_req 11 o active high (not configurable) clock request. signal to host requesting that it generate a reference clock input. also a request to host pmu to power the uicc (sim) card. nfc_wake 7 i default is rising edge triggered. (configurable for falling edge.) nfc wake-up. if the BCM20793S is asleep, then the active edge will wake it up. the BCM20793S can subsequently re- enter sleep mode when it has no more activities to do. internal 50 kohm pull-up; must be held low at device power- up. can be joined to spi_cs. host_wake 10 o ? not used. spi_mosi 12 o ? spi master out slave in, serial data signal from host to BCM20793S. spi_miso 14 i ? spi master in slave out, serial data signal from BCM20793S to host. spi_cs 16 i active low spi chip select, signal from host to BCM20793S to enable spi slave interface block onto bus. spi_clk 17 i ? spi clock, generate by host to the BCM20793S. spi_int 15 o active low host interface mode control pin. host should power up first and ensure that this line is floating during BCM20793S power up. after boot up this becomes an output. the host shall ignore this signal for up to 10 ms after power up. spi interrupt signal from the BCM20793S that it wants to communicate.
7/16/2012 1gi15 secure element interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet secure element interfaces single wire protocol the BCM20793S supports two entirely independent swp data and power supply interfaces, which are labeled as swp_0 and swp_1 (see figure 16 on page 41 ). the swp_0 interface supports both class b and class c universal integrated circuit cards (uiccs). the swp_1 interface supports 1.8v secure elements. ? master mode ? extended bit-rate support: 1.507 mbps. (the maximum speed achievable will be dependant on the level of parasitic capacitance due to pcb tracking on any particular design implementation.) ? host programmable high impedance or pull down on pin (default is pull-down) ? dedicated rx and tx 32-byte frame buffers power for the uicc connected to the swp_0 interface can be supplied as follows: ? derived from the host platform pmu via vddswp_in at 1.8v and 3v. ? derived from vbat via internal regulators at 1.8v. ? derived from field power at 1.8v. power for the secure element connected to the swp_1 interface can be supplied as follows: ? derived from vbat through internal regulators at 1.8v. ? derived from field power at 1.8v. note: in low-power card emulation modes, only one swp interface may be used at a time. in full- power modes, if it is required that both swp interfaces are used at the same time, then swp_0 power must be derived from the host platform pmu via vddswp_in. pmu???vddswp_in???cchip?a??swp_0 vbat???chip?c?-?2?ldoa????swp_0 1y??e??|???a???c??-chip?ac-dc??oa??swp_0
7/16/2012 1gi15 secure element interfaces broadcom near field communications controller ? BCM20793S preliminary data sheet figure 16: secure element power switching architecture analog ldo regulator 1.88v or 2.5v vbat rectifier antenna matching tx1 tx2 vdd_ant vdda vdd_ant 1.8v regulator uicc power switch platform pmu vddswp_in 1.8v regulator swp phy 0 swpio_0 uicc vddswp_out0 vddswp_out1 swp phy 1 ese swpio_1 note : not all switch combinations are valid.
7/16/2012 1gi15 nonvolatile memory interface broadcom near field communications controller ? BCM20793S preliminary data sheet the single wire protocol (swp) interfaces implemented in the BCM20793S are compatible with etsi ts 102 613. this provides connectivity to a swp-enabled sim card or uicc for tag emulation and reader modes. they are available in both battery-on and battery-off modes, but reader mode is supported only in battery-on mode. the BCM20793S is able to detect the presence of a standards-compliant uicc interface. this is accomplished by proceeding through the initialization process. the BCM20793S puts the swp in activated state. when it receives the act_sync over the swp interface, a correct interface connection is confirmed. the swp interface protocols conform to etsi 102-613 v9.1.0 and etsi 102-622 v9.0.0. nonvolatile memory interface this interface is used internally for the co-packaged eeprom. pull-up resistors are required on the scl and sda pins to the vdd_ee pin.
7/16/2012 1gi15 microprocessor and memory unit broadcom near field communications controller ? BCM20793S preliminary data sheet section 4: microprocessor and memory unit the microprocessor core is based on the arm cm0 processor. it runs embedded software from the link control (lc) layer up to the nfc controller interface (nci). the arm core is paired with a memory unit that contains 128 kb of rom for program storage and boot rom and 19 kb of ram. configuration settings and embedded software patches may be downloaded to be applied to the rom-based firmware to provide flexibility for bug fixes or features additions using the new secure download mechanism. this secure download mechanism only needs to operate at the first power up sequence of the BCM20793S and assuming successful verification of the signature information; this data will be installed within the co-packaged eeprom, ready for immediate use during all subsequent power up sequences. see figure 17 on page 44 for an example of the likely ?one-time? secure patch download time sequence and figure 18 on page 44 for each subsequent cold bootup. the adoption of a secure download mechanism means that direct access to all internal register space must be disabled. during development and debug activity, this strong de-bug feature of broadcom chips can be temporarily re-enabled by connection of an external hardware key fixture. contact your broadcom support representative for details. the microprocessor, rom and ram, patch controller, and other arm components, such as the interrupt controller, all reside on a single ahb bus. this system is clocked by a dedicated all-digital frequency-locked loop (ad-fll). the ad-fll is continuously tunable up to 24 mhz. the microprocessor/ahb system clock can therefore be programmed to the optimal frequency dictated by the processing demands.
7/16/2012 1gi15 broadcom near field communications controller ? microprocessor and memory unit BCM20793S preliminary data sheet secure patch download timing is defined in figure 17 and figure 18 . figure 17: estimated time for downloading a secured patch and configuration to nvm figure 18: estimated time for cold bootup and patch and configuration retrieval from nvm reg_pu vddio vddc_cap 380 s max. gpio1/clk_req 19 ms max. 1.5 ms typ. xop (crystal) xop (ext ref clock) 5 ms min. vbat 31 ms max. processor booting hreset (internal) processor in reset processor state 15 ms typ. note: download through bsc; 400 khz, 6 kb transport time = ~1s signature authentication = ~1.8s nvm programming time = ~ 5s 7.8s typ. processor in reset processor state processor booting 15 ms typ. patch retreival from nvm = ~200 ms 215 ms
7/16/2012 1gi15 frequency references broadcom near field communications controller ? BCM20793S preliminary data sheet section 5: frequency references reference clock input and xtal oscillator option the BCM20793S supports the use of either a crystal and on-chip oscillator or an external reference clock input, for accurate control of the carrier frequency generated when working in initiator mode. the standard reference clock frequencies: 9.6, 13, 16.2, 19.2, 26, 38.4, and 52 mhz are supported from rom boot up via auto detection mechanisms. a more flexible range of frequencies is supported from 13 mhz to 52 mhz through parameter download over the host interface. the reference frequency for the BCM20793S can be set in one of two ways: ? auto-detecting the reference frequency using an internal lpo. ? parameter download over host interface for applications such as mobile handsets and portable smart communication devices, where the reference frequency is one of the standard frequencies commonly used, the BCM20793S automatically detects and programs to the correct reference frequency. for auto-detection of 13, 26, and 52 mhz, the lpo pin should be tied high. for auto-detection of 9.6, 19.2, and 38.4 mhz, the lpo pin should be tied low. internal low-power oscillator the BCM20793S uses an internal low power oscillator (lpo) to generate a low-frequency clock for low-power mode timing. the BCM20793S uses this sleep clock for time-keeping during active and snooze standby states (for example, mode switch timing), as well as for auto-frequency detect ion of the high-speed reference clock signal or xtal oscillator blocks. low power oscillator mtk and qualcomm platform reference clock frequency
7/16/2012 1gi15 reference clock input and xtal oscillator specification broadcom near field communications controller ? BCM20793S preliminary data sheet reference clock input and xtal oscillator specification the BCM20793S can use either an external reference clock signal or an external crystal to provide a frequency reference. the external reference clock signal should be ac coupled. the recommended configuration for the crystal oscillator, including all external components, is shown in figure 19 . consult the reference schematics for the latest configuration. the signal characteristics for the crystal interface are listed in table 13 . figure 19: recommended oscillator configuration table 13: crystal oscillator and external clock ? requirements and performance parameter conditions/notes crystal external frequency reference min typ max min typ max units frequency ? between 9.6 and 52 mhz crystal load capacitance ? ?12????pf esr ? ? ? 60 ? ? ?
7/16/2012 1gi15 card emulation and field power harvesting clock broadcom near field communications controller ? BCM20793S preliminary data sheet the recommended xtal frequency is 26 mhz. a tolerance of 10 ppm is recommended for worldwide compliance. card emulation and field power harvesting clock card emulation mode does not require a high-speed reference clock; the tag function block recovers its clock from the incoming carrier field. phase noise 26 mhz clock at note: other frequencies scale from above. table 13: crystal oscillator and external clock ? requirements and performance (cont.) parameter conditions/notes crystal external frequency reference min typ max min typ max units ?????????tag?c?ea??e?o??????magnetic filed????
7/16/2012 1gi15 dc characteristics broadcom near field communications controller ? BCM20793S preliminary data sheet section 6: dc characteristics recommended operating conditions table 14: recommended operating conditions element symbol minimum typical maximum unit dc supply voltage for vbat vbat 2.3 ? 5.5 v dc supply voltage for i/o vddio 1.62 ? 3.6 v dc supply for nfcc power switch vddswp_in etsi compliant to power class c 1.78 1.88 1.98 v etsi compliant to power class b 2.9 3.1 3.3 v table 15: ldo current limits specification minimum typical maximum unit digital ldo (vddc_cap) output current limit ? 100 ? ma analog ldo (vdda_cap) output current limit ? 800 ? ma
7/16/2012 1gi15 absolute maximum ratings broadcom near field communications controller ? BCM20793S preliminary data sheet absolute maximum ratings table 16: absolute maximum ratings symbol parameter min max unit condition t j ip junction temperature ? 40 125 c worst case tj max is experienced by shunting components at ta = +85c under 12a/m rms conditions v batt battery supply voltage ? 0.2 5.5 v main power supply v tx_max input voltage tx1, tx2 pins ? 0.2 2.75 v any operating mode i tx_max input current tx1, tx2 pins a , shunt regulator on b a. i tx limits in shunt regulating mode are also influenced and derived from process electromigration limits. b. default is for the shunt regulator to be on (even in battery-off). ?650ma pk ip tj ???????1o???
7/16/2012 1gi15 internal regulators broadcom near field communications controller ? BCM20793S preliminary data sheet internal regulators power supply the BCM20793S power management unit (pmu) architecture incorporates a high-voltage ldo that can take 2.3v ? 5.5v vbat input and is designed to survive a pulse of 5.5v. the BCM20793S pmu also includes a field-harvesting block for the field-powered mode of operation. i/o supply voltages the BCM20793S supports an i/o voltage range of 1.65 v to 3.6 v with backdrive capability. the maximum current on the vddio rail is expected to be no more than 2 ma. the BCM20793S supports dual rail i/o architecture such that the host interface i/o voltage can be independent from the secure element interfaces. v batt monitor the v batt monitor block is used as part of the power level control. in the low power mode, even though the rest of the system is powered down, the battery is used to keep the personality data stored in the battery- backed memory. v batt monitor is used by the BCM20793S to control movement from one power state to the next lower power state. this block can be pre-programmed by the host with threshold values for comparators that are is used to monitor the battery level to shut down the system and stop the current draw to prevent damage to the battery. ?o?vbat??1?2a??
7/16/2012 1gi15 ac characteristics broadcom near field communications controller ? BCM20793S preliminary data sheet section 7: ac characteristics i/o digital level specifications table 17 defines the voltage input parameters for the BCM20793S. table 18 defines the voltage output parameters for the BCM20793S. table 17: digital input vo ltage level specifications signal name parameter minimum typical maximum unit inputs vddio = 1.8v vil 0 ? 0.6 v vih 1.1 ? 1.8 v vddio = 2.5v vil 0 ? 0.7 v vih 1.6 ? 2.5 v vddio = 3.3v vil 0 ? 0.8 v vih 2.0 ? 3.3 v table 18: digital output voltage level specifications parameter minimum typical maximum units vol 0 ? 0.4 v voh vddio ? 0.4 ? vddio v table 19: digital output rise and fall times parameter test condition maximum t rise vddio = 3.3v, cload = 10 pf, from 10?90% of vddio 18 ns t fall vddio = 3.3v, cload = 10 pf, from 90?10% of vddio 20 ns caution! the analog i/o cell for pins swpio_0, swpio_1, tx1, tx2, lpo, xtal_xon, xtal_xop, and reg_pu contains an esd protection up-diode to the relevant analog supply. if the application circuit ramps up the voltage on these pins before the vbat and internal analog supplies are enabled (or while holding the vbatt or vdda_cap pins at 0v), there is a risk of overload that may damage BCM20793S.
7/16/2012 1gi15 typical current consumption broadcom near field communications controller ? BCM20793S preliminary data sheet typical current consumption note: the current consumption values in table 20 are provisional. these values will be updated after additional data is available. the values are typical for a specific version of the firmware configuration. table 20: current consumption figures a mode description settings conditions typical current from v batt unit shutdown reg_pu = low ? ? 1.2 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ?
7/16/2012 1gi15 typical current consumption broadcom near field communications controller ? BCM20793S preliminary data sheet low power target detection (averaged current during lptd operation) b lptd algorithm ?sniffing? for approximately 50 ? table 20: current consumption figures a (cont.) mode description settings conditions typical current from v batt unit
7/16/2012 1gi15 pin information broadcom near field communications controller ? BCM20793S preliminary data sheet section 8: pin information pin list table 21: pin list pin number pin name comment 1 vddswp_in platform uicc supply in 2 vddswp_out0 uicc supply out 3 swpio_0 swp i/o 0 4 swpio_1 swp i/o 1 5 vddswp_out1 supply to embedded secure element 6 vdd_adc decoupling, need linking to vddc_cap via the target pcb 7 nfc_wake signal from host to the BCM20793S 8 tm2 ate test mode (grounded for normal operation) 9 vdd_eeprom_in 1.8v power input to the co-packaged eeprom 10 host_wake interrupt signal from the BCM20793S to host 11 clk_req clock request 12 uart_txd uart transmit 13 vddio i/o supply; externally regulated 14 uart_rts_n uart ready to send 15 spi_int host interface selection and spi interrupt to host in spi mode only 16 uart_cts_n uart clear to send 17 uart_rxd uart receive 18 n/c no connect 19 xtal_xon crystal n 20 xtal_xop crystal p/clock reference input 21 vdd_xtal decoupling, need linking to vddc_cap via the target pcb 22 lpo frequency selection, strap high or low (refer to ?reference clock input and xtal oscillator option? on page 45 ) 23 vdd_vco decoupling, need linking to vddc_cap via the target pcb 24 vddc_cap decoupling, links vddadc, vdd_xtal, and vdd_vco via the target pcb 25 reg_pu regulator power control from host 26 vbat battery supply 27 vdda_cap analog ldo supply decoupling (1.88v/2.5v) 28 tx2 coil output 2 29 tx1 coil output 1 30 vdd_ant rectifier output, external cap 31 n/c do not connect
7/16/2012 1gi15 qfn-34l pin diagram broadcom near field communications controller ? BCM20793S preliminary data sheet qfn-34l pin diagram figure 20: pin diagram in normal operation, pins 9 and 32 must be connected together via target pcb with a decoupling capacitor to provide a switched power supply to the internal eeprom device. 32 vdd_ee output 1.8v supply voltage to be linked to vdd_se_in to power co- packaged eeprom. 33 sda bsc data internally connected to co-packaged eeprom. pull-up resistor required to vdd_ee. 34 scl bsc clock internally connected to co-packaged eeprom. pull-up resistor required to vdd_ee. note: the qfn paddle is used to connect all the vss/ground pads together, and should be connected to the pcb ground plane. table 21: pin list (cont.) pin number pin name comment 1 2 3 4 5 6 7 8 9 vddswp_in vddswp_out0 swpio_0 swpio_1 vdd_adc tm2 vdd_eeprom_in vddswp_out1 nfc_wake 10 11 12 13 14 15 16 17 26 25 24 23 22 21 20 19 18 34 33 32 31 30 29 28 27 host_wake clk_req uart_txd vddio uart_rts_n spi_int uart_cts_n uart_rxd reg_pu vddc_cap vdd_vco lpo vdd_xtal xtal_xop xtal_xon n/c vbat scl sda vdd_ee n/c vdd_ant tx1 tx2 vdda_cap bcm20793
7/16/2012 1gi15 antenna interface broadcom near field communications controller ? BCM20793S preliminary data sheet section 9: antenna interface the BCM20793S supports a 2-pin antenna interface, which requires minimal external components, none of which are active. figure 21 and figure 22 show two recommended interface circuit topologies. figure 21: recommended antenna interface circuit 1 figure 22: recommended antenna interface circuit 2 note: work with your local broadcom representative when selecting an antenna design to gain applications support and for guidance on component values. nfc antenna tx 1 cs1 cp1 cp2 rq1 rq2 tx 2 cs2 nfc antenna tx1 lt1 rq1 rq2 ct1 cs1 cs2 ct2 cp1 cp2 lt2 tx2
7/16/2012 1gi15 mechanical specifications broadcom near field communications controller ? BCM20793S preliminary data sheet section 10: mechanical specifications package thermal characteristics environmental ratings table 22: package thermal characteristics per jedec standards device power dissipation, p(w) 0.969 ambient air temperature, t a (c) 70 2s2p board, package only air velocity t j_max (c) t t (c) table 23: environmental characteristics characteristic minimum nominal maximum units conditions/comments ambient temperature (t a ) ? 40 25 +85 c operation storage temperature tbd tbd tbd c ? relative humidity tbdtbdtbd%storage tbdtbdtbd%operation
7/16/2012 1gi15 qfn-34l package dimensions broadcom near field communications controller ? BCM20793S preliminary data sheet qfn-34l package dimensions figure 23: qfn-34l package dimensions
7/16/2012 1gi15 ordering information broadcom near field communications controller ? BCM20793S preliminary data sheet section 11: ordering information table 24: ordering information part number package BCM20793Skmlg qfn-34l 4.0 mm 4.5 mm 0.9 mm (nominal) with 0.4 mm ball pitch
7/16/2012 1gi15 acronyms broadcom near field communications controller ? BCM20793S preliminary data sheet appendix a: acronyms acronym definition ad-fll all-digital frequency-locked loop ble bluetooth low energy ce card emulation ese embedded secure element felica felicity card iec international electrotechnical commission iso international organization for standardization jis japanese industrial standard lc link control llcp link layer control protocol lpo low power oscillator lptd low power target detection mcu microcontroller nci nfc controller interface nfc near field communication nfc-wi nfc-wired interface pcd proximity coupling device picc proximity integrated circuit card pmu power management unit qfn quad flat no leads rfid radio frequency identification rx receive se secure element spi serial peripheral interconnect swp single wire protocol tx transmit uart universal asynchronous receiver/transmitter uicc universal integrated circuit cards xtal crystal
7/16/2012 1gi15 ? broadcom corporation c a i ca broadcom corporation a dr b c i b c b c bcm p d


▲Up To Search▲   

 
Price & Availability of BCM20793S

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X